


Programmable Communications Unit (PCU)

Logic Diagrams



Programmable Communications Unit (PCU)

Logic Diagrams

COMPANY CONFIDENTIAL

The information and drawings contained herein are the sole property of Computervision Corporation. Use of this document is reserved exclusively for Computervision personnel. Reproduction of this matter in whole or in part is forbidden without the express written consent of Computervision.

Table of Contents

Programmable Communication Unit


Simplified Block Diagram

Programmable Communications Unit (New) (Revision F)

DS14E682 (16 sheets)

Programmable Communications Unit (Obsolete) (Revision H)


DS14E652 (16 sheets)





Programmable Communications Unit Simplified Block Diagram


Programmable Communications Unit
(New)
DS14E682


	<u>Sheet No.</u>
Z80 Circuits (Sheet 1 of 16)	2
Two Port RAM (Sheet 2 of 16)	3
16K RAM Block 0 (Sheet 3 of 16)	4
E PROMS (Sheet 4 of 16)	5
Interrupt Vector Generator (Sheet 5 of 16)	6
DMA Personality Switches, Status Indicator, Two Port RAM Address Decoder (Sheet 6 of 16)	7
I/O Address Decoder, SIO, CTC (Sheet 7 of 16)	8
SIO Communications Interface (Sheet 8 of 16)	9
Device Code Logic, Z80 Busy/Done (Sheet 9 of 16)	10
FIFO ID Bytes (Sheet 10 of 16)	11
Data FIFO, DCH Registers (Sheet 11 of 16)	12
Port 0 and 1 CGP Interface (Sheet 12 of 16)	13
Port 0 and 1 Busy/Done (Sheet 13 of 16)	14
Data Channel (Sheet 14 of 16)	15
Z80 Miscellaneous Functions, DCH Address Counter (Sheet 15 of 16)	16
Data Channel Controller State Diagram (Sheet 16 of 16)	17


































PORT 0 IN BUSY/DONE



PORT 1 IN BUSY/DONE




Detailed description of the circuit diagram:


- Inputs:**
 - SP100/L (Pin 13)
 - P100RT/L (Pin 11)
 - EP10INT/L (Pin 12)
 - DP10INT/L (Pin 10)
 - P10CLR/L (Pin 13)
 - CP108/L (Pin 12)
- Logic Components:**
 - LS278 (Pin 14) - 2P
 - LS08 (Pin 10) - 2N
 - LS74 (Pin 12) - 2M
 - LS08 (Pin 12) - 3N
 - LS278 (Pin 11) - 3P
 - LS08 (Pin 12) - 1N
 - LS08 (Pin 12) - 1T
 - LS08 (Pin 1) - 1N
- Outputs:**
 - P100H/H (Pin 13)
 - IRP10T/L (Pin 11)
 - P1088/H (Pin 7)

PORT 0 OUT BUSY/DONE

POINT 2: 3000 BOTTLES

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TELETYPE NUMBER JN-44-1 JN-44-200 JN-44-2000 FAXNUMBER-44-1004 ANSWER-44-1004			
DRAWING NUMBER -44-			SEE SHEET 1		
			REV. J, SPRING 1988	IPD	REVISED DESCRIPTION
PULLS -44-			TITLE PCU SCHEMATIC		
	SEE SHEET 1		REV	PROJ	WT
PART NUMBER		NEXT ASSEMBLY	REV	PROJ	WT
COMPUTERVISION CORP. ONE INDUSTRIAL ROAD BEDFORD, MASS. 01730		DATE	SCALE	DSN NO.	DS14E682
		SIGNATURE	DATE	WT	SHT 13 OF 18 SHTS
		REVISIONS	WT	WT	







DS14E682

Z80 MISC FUNCTIONS

DCH ADDER COUNTER





* DCHEND INT

** CLEARS DCH INT


SIGNALS IN PARENTHESES
CAUSE THE STATES TO
ADVANCE.


DATA CHANNEL CONTROLLER STATE DIAGRAM


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TR DRAWING NUMBER		
MATERIAL		XX	-0.01	
		XXX	-0.005	
FINISH		XXXX	-0.0005	
		FRACTIONAL--1/164 ANGULAR--.005		
	REV. B NUMBER		B-35	
	REV. C NUMBER		C-35	
	REV. D NUMBER		D-35	
	REV. E NUMBER		E-35	
	REV. F NUMBER		F-35	
	REV. G NUMBER		G-35	
	REV. H NUMBER		H-35	
	REV. I NUMBER		I-35	
	REV. J NUMBER		J-35	
	REV. K NUMBER		K-35	
	REV. L NUMBER		L-35	
	REV. M NUMBER		M-35	
	REV. N NUMBER		N-35	
	REV. O NUMBER		O-35	
	REV. P NUMBER		P-35	
	REV. Q NUMBER		Q-35	
	REV. R NUMBER		R-35	
	REV. S NUMBER		S-35	
	REV. T NUMBER		T-35	
	REV. U NUMBER		U-35	
	REV. V NUMBER		V-35	
	REV. W NUMBER		W-35	
	REV. X NUMBER		X-35	
	REV. Y NUMBER		Y-35	
	REV. Z NUMBER		Z-35	
	TITLE		P.C.U.	
SCHEMATIC DIAGRAM				
PART NUMBER		NEXT ASSEMBLY	QTY	REV.
COMPUTERVISION CORP.			1	A-01
100 BOSTON ST. SUITE 100 BEDFORD, MASS. 01730				DATE
				DS14E682
				SHT 16 OF 16 SHTS


Programmable Communications Unit
(Obsolete)
DS14E652


	<u>Sheet No.</u>
Z80 Circuits (Sheet 1 of 16)	2
Two Port RAM (Sheet 2 of 16)	3
16K RAM Block 0 (Sheet 3 of 16)	4
E PROMS (Sheet 4 of 16)	5
Interrupt Vector Generator (Sheet 5 of 16)	6
DMA Personality Switches, Status Indicator, Two Port RAM Address Decoder (Sheet 6 of 16)	7
I/O Address Decoder, SIO, CTC (Sheet 7 of 16)	8
SIO Communications Interface (Sheet 8 of 16)	9
Device Code Logic, Z80 Busy/Done (Sheet 9 of 16)	10
FIFO ID Bytes (Sheet 10 of 16)	11
Data FIFO, DCH Registers (Sheet 11 of 16)	12
Port 0 and 1 CGP Interface (Sheet 12 of 16)	13
Port 0 and 1 Busy/Done (Sheet 13 of 16)	14
Data Channel (Sheet 14 of 16)	15
Z80 Miscellaneous Functions, DCH Address Counter (Sheet 15 of 16)	16
Data Channel Controller State Diagram (Sheet 16 of 16)	17



























DEVICE CODE LOGIC Z80 BUSY/DONE


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERTVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERTVISION CORPORATION		TELEPHONE JCT --> J1 JCT --> J2 JCT --> J3 JCT --> J4 JCT --> J5 FRACTIONAL--1/24 ANGULAR--120°			
MATERIAL		ITEM 6 PERIOD 6-10 ONE CMM 8 BANK 8-10 ONE	SEE SHEET 1 REVISION DESCRIPTION ONE APPD DATE		
			TITLE P.C.U. SCHEMATIC DIAGRAM		
FINISH	DA14E650	1			
	PART NUMBER	NEXT APPROX.	STY	DATE	SCALE
COMPUTERTVISION CORP. 101 BURLINGTON ROAD, ROUTE 98 BEDFORD, MASS. 01730		INFO	SIGNATURE	DATE	DWG NO. DS14E652
		REVIEWED, ALL FIGURES CHECKED, DRAWING CORRECT	WT.	WT.	SHT. 8 OF 16 SHTS








PORT 0 IN BUSY/DONE





PORT 1 IN BUSY/DONE




PORT 0 OUT BUSY/DONE

PORT 0-1 BUSY/DONE







* DCHEND INT

** CLEARS DCH INT

SIGNALS IN PARENTHESES
CAUSE THE STATES TO
ADVANCE.

DATA CHANNEL CONTROLLER STATE DIAGRAM

REMARKS FORM

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications. All comments and suggestions become the property of Computervision.

TITLE: _____

Order No.: _____

TECHNICAL or EDITORIAL ERRORS (include page number):

SUGGESTIONS FOR IMPROVEMENT:

FROM:
(Please print)

NAME: _____ **DATE** _____

TITLE: _____

COMPANY NAME _____

ADDRESS _____

CITY _____ **STATE** _____ **ZIP** _____

Please cut along this line

